D Flip Flop
The D Flip Flop Consists a single data input(D), a clock input(CLK),and two outputs: Q and Q’ (the complement of Q).
Block Diagram of D Flip Flop
Given Below is the Block Diagram of D Flip Flop
D FLIP FLOP
Circuit Diagram and Truth Table of D Flip Flop
Given Below is the Diagram of D Flip Flop with its Truth Table
Operation of the D Flip-Flop
Given Below is the operation of D Flip-Flip
- Case 1 (PR=CLR=0):This conditions is represents as invalid state where both PR(present) and CLR(clear) inputs are inactive.
- Case 2 (PR=0 and CLR=1):This state is set state in which PR is inactive (0) and CLR is active(1) and the output Q is set to 1.
- Case 3 (PR=1 and CLR=0):This state is reset state in which PR is active (1) and CLR is inactive (0) and the complementary output Q’ is set to 1.
- Case 4 (PR=CLR=1):In This state the flip flop behaves as normal, both PR and CLR inputs are active(1).
Characteristics Equation for D Flip Flop
QN+1 = D
Flip-Flop types, their Conversion and Applications
In this article, we will go through the Flip-Flop types, their Conversion and their Applications, First, we will go through the definition of the flip-flop with its types in brief, and then we will go through the conversion of the flip-flop with its applications, At last, we will conclude our article with some FAQs.
Table of Content
- Flip-Flop
- Types
- S-R Flip Flop
- J-K Flip Flop
- D Flip Flop
- T Flip Flop
- Conversion for Flip Flops
- Applications
Contact Us